Sony MZ-E90 User Manual download pdf (Page 24)

– 33 – – 34 –

IC501 SN761056DBT

IC301 TA2131FL

IC302 AK4352VT-E2

6-6. IC BLOCK DIAGRAMS

CLOCK DIVIDER

LPF

SERIAL

INPUT

INTERFACE

∆Σ

MODULATOR

8X

INTERPOLATOR

LPF

∆Σ

MODULATOR

8X

INTERPOLATOR

DE-EMPHASIS

CONTROL

1

2

3

4

5

6

7

8

15

14

12

11

10

9

13

16MCLK

PD

BICK

SDATA

LRCK

DIF0

DIF1

DEM

CKS

VCML

AOUTL

AOUTR

VCMR

VREF

VDD

VSS

1

REXT

Wpp-LPF

VREF 1.1

C

D

D-C

Iy

Ix

Jx

Jy

A

A-C

B

TE

FE

ABCD

AVCC

OFC C1

OFC C2

OFC C3

OFC C4

RFOUT

AGND

LP

DGND

RESET

SCK

82V

TPP LPF

T COUNT

DFCT

OFTRK

ADIP IN

TON-C

PD-NI

PD-I

DVDD

SBUS

PD-O

LD-DRV

LD-EMIT

43

ADIP

42

S MONIT

41

44

40

36

35

34

31

30

29

28

27

26

25

24

23

37

39

38

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

LD-VDD

20

21

22

820mV

ALFA B

IJ B

TE C

TON C

TWpp C

AwDw C

TON PEAK

TON BOTM

33

32

S-MONITOR

FE

APC

ADIP

TON-C

SERIAL

I/F

ABCD

Tpp/Wpp

OFTRK

DFCT

RF

T COUNT

TE

V REF

MT

SW

BST

SW

BEEP

19

20

21

22

23

24

18 17 16 15 14 13

PW

SW

12

11

10

8

7

BST1

9

BST2

654321

BST

AGC

PW

B

PW

A

ADD

TC MT

VCC1

VINR

VINL

BEEP

OUTB

BEEP

OUTA

+B

LOUT

PWR

GND

ROUT

DET

A

GC IN

BST OUT

BST NF2

LPF2

BST NF1

LPF1

VREF

VREF IN

GND

BEEP IN

RST SW

MUTE

PWSTB

+–

+–

VREF WITH

SOFT START,

CE

RAMP WAVE

GENERATOR,

OSC

PWM/PFM

CONTROLAR

PHASE

COMPENSATION

3

CE

2

VDD

1

FB

5

EXT

4

GND

BUFFER,

DRIVER

IC902 XC6368B101MR

IC601 UPD63731GC-9EU

21

22

23

24

25

26 27 28 29 30

2

3

5

4

6

7

8

9

10

1

11

12

13

14

15

16

17

18

19

20

31 32 33

34

35 36 37 38

39 40

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

41 42

43

44 45 46

47

48 49

50

71

72

73

74

75

767778798081828384

85

8687868990

100

919293

94

9597 96

98

99

ADC

ADIP

RF

FE

ABCD

TE

DSSP

ADIP

PLL

EFM

PLL

SUBQ/ADIP

DECODER

EFM ACIRC

DECODER

SECTOR

DECODER

SSB CONTROL

MONITOR I/O etc.

DRAM & PERIPHERAL CONTROL ADDRESS GENERATOR

AC

WDCK

S DATA

8

8

16

16

8

8

12

10

CLOCK

GENERATOR

ATRAC

DECODER

FLAG

AC LRCK

AC WDCK

AC BYCK

AC DATA

EFM DATA A/B

ECC DATA

EBA

WR REQ etc.

RD DT ECC

ATDT

XATWE

DREQ

XBUSY

5

8

8

SBD

SBA

SBW

SBR

SQREQ

2nd MSB

EFM

PLCK

3

4

8

VDD ADC

VREF

FE

ABCD

TE

VRT1

RF

VRT2

ADIP

VRT3

VSS ADC

T COUNT

DEFECT

OF TRX

VSS

NC

NC

NC

NC

VDD

TFOUT

TROUT

FROUT

FFOUT

CK176

VDD

DRA3

DRA2

DRA1

DRA0

DRA4

DRA5

DRA6

DRA7

DRA8

DRA10

DRA11

XRAS

DRA9

XOE2

XOE

XCAS

DRD2

DRD3

VSS

XWE2

XWE

DRD1

DRD0

VDD

NC

XRESET

SBUS

SCK

SINT

XBSY

DA-AVDD

AOVTR

VCON

AOUTL

DA AGND

VDD

EMP

LRCK

AUDATA

BCK

VSS

DOUT

PMCK

MCK/2

VSS

MCK I-O

X1

X0

MCK

IO0

IO1

IO2

IO3

FOK

FON

ERFLAG

CRCF

TEST

ADIP–DATA

ADPLCK

EFM

PLCK

VDD

MO3

MO2

MO1

MO0

MOCK

MICK

MI3

MI2

MI1

MI0

VSS

1 2 ... 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Comments to this Manuals

No comments